Insufficient DRAM address validation in System Management Unit (SMU) may result in a DMA read from invalid DRAM address to SRAM resulting in SMU not servicing further requests.Referenceshttps://www.amd.com/en/corporate/product-security/bulletin/amd-sb-1027
